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I regolatori di tensione lineari sono dei componenti molto utili in campo elettronico. Questi
componenti garantiscono una tensione costante in uscita a fronte di una tensione variabile
in ingresso. Gli alimentatori di ultima generazione, sfruttano la serie di un convertitore tipo
switching e di un regolatore lineare. Nelle applicazioni che funzionano tramite batterie, il
regolatore lineare  e assi diuso. Per esempio, in campo automobilistico, i regolatori lineari
sono ampiamente utilizzati in quanto ad ogni sistema elettrico  e garantito una tensione
costante.
In questa tesi si  e analizzato nel dettaglio i principali tipi di regolatori lineari, focaliz-
zandosi su quelli a basse cadute \low drop-out". Ci si  e inoltre focalizzati su una tecnica
di compensazione multi retroazione. Per far questo si  e realizzato una interfaccia graca
tramite Matlab chiamata LDO behavior, che riuscisse a spiegare, almeno in prima approssi-
mazione, l'eetto dei feedback sul sistema totale. La fase di progettazione  e stata realizzata
sfruttando le informazioni fornite da questa interfaccia graca. Inne si  e realizzato un
test-chip che  e stato caratterizzato in laboratorio.
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xviixviiiIntroduction
This thesis work, which was developed in collaboration with Inneon Technologies s.r.l.,
focuses on the realization of a voltage regulator with current eciency, low voltage and
low drop-out. These characteristics are driven by portable and battery operated products
requiring compactness and low power. In particular, the increasing demand for portable
battery operated products has driven power supply design towards low voltage and low
quiescent current, for example in cellular phones, camera recorders, laptops, etc.
On the other hand, nearly all electronic circuits, from simple transistor and opera-
tional amplier circuits to elaborate digital and microprocessor systems, require one or
more sources of stable dc voltage. Regulators are an essential part of any electrically pow-
ered system, which also includes the growing family of portable battery-operated products.
Regulators are also required to reduce the large voltage variation of battery cells to lower
and more acceptable levels. The absence of these power supplies can be catastrophic in
many high frequency and high performance circuit designs. As a result, low drop-out regu-
lators and other power supply circuits are always on great demand. Indeed, the increasing
drive towards total chip integration (single chip solution or full on chip) requires power
supply circuits to be included in every chip. This is a consequence of the public need for
smaller and less expansive portable products.
The current trend goes towards reducing the number of battery cells, in order to decrease
cost and size, while minimizing quiescent current to increase battery life. Current eciency
is particularly important, because at low load current conditions, the life of the battery is
adversely aected by low current eciency, i.e., high quiescent current 
ow. On the other
hands, at high load currents, current eciency is typically high because the load current
is signicantly larger than the quiescent one. In this low voltage regime, a low drop-out
12 INTRODUCTION
voltage regulator is the most appropriate form of linear regulator.
This research work develops techniques that enable circuit realizations of low drop-out
voltage regulators at low input voltages and low quiescent current 
ow without sacricing
performance. As a result of high battery voltage variation, these regulators are required by
almost all battery operated applications. Furthermore, most of all designs require to include
such voltage regulators and other power supply circuits directly on chip to maximize the
portability and minimize the costs. Low drop-out voltage regulators are appropriate for
many circuit applications, namely, automotive, portable, industrial, and medical applica-
tions. In the automotive industry, the low drop-out voltage is necessary during cold crank
conditions, where the battery voltage can drop below 6[V ]. The increasing demand, how-
ever, is more clear in mobile battery operated products. The portable electronics market
requires low voltage and low quiescent current 
ow to increase the battery eciency and
longevity. As a result, high current eciency is necessary to maximize battery life. Low
voltage operation is also consequence of the trend of the technology process towards higher
packing densities. In particular, isolation barriers decrease as the component densities per
unit area are increased thereby manifesting lower breakdown voltages. Minimization of
drop-out voltages in low voltage environment is also necessary to maximize the dynamic
range while the noise remains typically constant. Consequently, low power and ner lithog-
raphy drive regulators to operate at lower voltages, produce precise output voltages and
require low quiescent current 
ow.
The Italian oces of Inneon Technologies s.r.l., located in Padova, are involved in the
automotive sector. Historically, this industrial branch was born as a craftsmanship activity
linked to the vehicle diusion. Now this industry improves the concept of vehicle and the
automotive industry provides technical and stylistic input that contributes to dene the nal
product. Automotive design is a specialized category in industrial design which includes
many disciplines such us ergonomics, mechanics, electronics and aerodynamics.
In this work we are interested on the electronic aspect of the automotive sector. In fact,
automotive instrumentation includes the equipment and devices that measure engine and
other vehicle variables and display their status to the driver. From about the late 1920s
until the late 1950s, the standard automotive instrumentation included the speedometer, oil
pressure gauge, coolant temperature gauge, battery charging rate gauge and fuel quantity.INTRODUCTION 3
Strictly speaking, only the latter two are electrical instruments. Indeed, this electrical
instrumentation was generally regarded as a minor part of the automotive electrical system.
By the late 1950s, however, the gauges for oil pressure, coolant temperature and battery
charging rate were replaced by warning lights that were turned on only if specied limits were
exceeded. This was done primarily to reduce vehicle cost and because of the presumption
that many people did not regularly monitor these instruments.
Automotive instrumentation was not really electronic until the 1970s. At that time, the
availability of relatively low cost solid state electronics brought a major change in automotive
instrumentation; the use of low cost electronics has increased with time. In addition to
providing measurements for display, modern automotive instrumentation performs limited
diagnosis of problems with various subsystems. Whenever a problem is detected, a warning
indicator alerts the driver and indicates the appropriate subsystem.
Electronics have recently been incorporated on new automotive subsystems and have
become the standard implementation on many others. Features such as anti-lock braking
system, ABS and air bags could only be introduced through the use of electronics. These
features are rapidly becoming a standard, thanks to strong pressure due to the high market
competition.4 INTRODUCTIONChapter 1
Linear voltage regulators
This chapter will allow to understand the operation of linear voltage regulators. The most
commonly used regulators are the Standard, Low Drop-out, and Quasi Low Drop-out reg-
ulators.
The linear regulator is the basic building block of nearly every power supply used in
electronics. The IC linear regulator is so easy to use that it is virtually foolproof, and so
inexpensive that it is usually one of the cheapest components in an electronic assembly [6].
Every electronic circuit is designed to operate o of some supply voltage, which is usually
assumed to be constant. A voltage regulator provides this constant DC output voltage and
contains circuitry that continuously holds the output voltage at the design value regardless
of changes in load current or input voltage (this assumes that the load current and input
voltage are within the specied operating range for the regulator).
A linear regulator operates by using a voltage-controlled current source to force a xed
voltage to appear at the regulator output terminal as shown in gure 1.1.
The control circuitry must monitor the output voltage, and adjust the current source,
as required by the load, to hold the output voltage at the desired value. The design limit
of the current source denes the maximum load current the regulator can provide while
maintaining regulation.
The output voltage is controlled using a feedback loop, which requires some type of
compensation to assure loop stability. Most linear regulators have built-in compensation,
and are completely stable without any external components. Some regulators, like Low
56 1.1. CONVENTIONAL LINEAR REGULATOR
Figure 1.1: Linear regulator functional diagram.
Drop-out ones, may require some external capacitor connected from the output lead to the
ground to assure regulator stability.
Another characteristic of any linear regulator is that it requires a nite amount of time
to correct the output voltage after a change in the load current demand. This time lag
denes the characteristic called transient response, which is a measure of how fast the
regulator returns to steady-state condition after a load change.
1.1 Conventional linear regulator
In gure 1.2 is illustrated the block diagram of a generic series regulator. The circuit consists
of:
 an error amplier,
 a pass device,
 a feedback network
that are the principal blocks, then it is common to nd:
 an internal supply,
 the voltage reference and his start-up circuit (if necessary),1.1. CONVENTIONAL LINEAR REGULATOR 7
 some protection circuits.
Figure 1.2: Generic linear regulator architecture.
The error amplier makes possible to decrease the output error, by comparing the output
voltage fed to the feedback network that (generally a resistor divider), with the voltage
reference. The pass device implements the control of the error amplier and, as we shall see,
sets the minimum drop-out from the input to the output voltage. The internal supply pre-
regulates the voltage for the voltage reference block, to increase the power supply rejection
ratio or PSRR of the regulator. The reference provides a stable dc bias voltage with limited
current driving capabilities. This is obtained using a zener diode, however, a band-gap
reference is usually better suited for low voltage and high accuracy applications.
The error amplier, the pass device, and the feedback network constitute the regulation
loop. The function of the control loop is similar in all of the linear regulator types. The
temperature dependence of the voltage reference and the error amplier's input oset voltage
dene the overall temperature coecient of the regulator; hence, low drift references and
low input oset voltage ampliers are preferred [5].8 1.2. ANALYSIS OF A GENERIC LINEAR REGULATOR
1.2 Analysis of a generic linear regulator
In gure 1.3 is displayed the regulation loop. We can note that the pass device is loaded
with a real impedance that consists of four fundamental elements:
 the resistance part RLOAD,
 the load of the feedback network,
 the output capacitor CLOAD,
 the equivalent series resistance ESR of output capacitor.
On the next subsection we will analyse the steady-state behaviour and ac stability. Note
that gmP is a non-inverting block because the sign of loop gain must be negative. On the
next pages we will handle a circuits topology that use a negative transconductance then to
realise a negative feedback the error amplier input will be 
ipped.
Figure 1.3: Regulation loop of a generic linear regulator with a real load.1.2. ANALYSIS OF A GENERIC LINEAR REGULATOR 9
1.2.1 Steady-state
The regulation loop will be faster as the bandwidth of loop gain T increases. When the
loop has nished adjusting, the system reaches the steady-state. Ideally, in this state, we
arrive at the condition that Vfb = Vref and Vid , Vref  Vfb = 0. This condition is reached
because the error amplier feeds the correct voltage at the input of the pass device, so that
the correct current causes Vfb = Vref . For this reason we nd at the output:
Vout =

1 +
Rf1
Rf2

Vfb =

1 +
Rf1
Rf2

Vref:
In a real implementation of this circuit at the steady-state we dene a static error gain
0 that depends to the DC loop gain T0:
0 =
1
1 + T0

1
T0
where T0 is T0 , lim
!!0
T(j!) (1.1)
1.2.2 AC analysis and stability
The loop gain T is very important to understand if the entire system is stable or not. To
calculate the loop gain T , we apply the return ratio analysis1. If we consider gure 1.4, we
can rst calculate the real impedance (equation 1.2)
Zout , Rx

1
sCb

1 + sESRCLOAD
sCLOAD
(1.2)
=
Rx  (1 + sESRCLOAD)
1 + (ESRCLOAD + Rx CLOAD + Rx Cb) s + (ESRRx CLOAD Cb) s2
where Rx is dened as the ac parallel resistance see at the output node.
Rx , roP

(Rf1 + Rf2)

RLOAD (1.3)
Generally roP can be neglected, and for this reason we can approximate Rx as shown in
equation 1.4.
Rx  (Rf1 + Rf2)

RLOAD (1.4)
1See the appendix A for calculating steps.10 1.2. ANALYSIS OF A GENERIC LINEAR REGULATOR
Figure 1.4: Hybrid small-signal circuit.
If CLOAD is assumed to be reasonably larger than Cb, that is the typical condition, then
it's possible approximate Zout to:
Zout  Rx 
1 + sESRCLOAD
(1 + s(ESR + Rx)CLOAD)  (1 + s(ESR==Rx)Cb)
: (1.5)
At this point we can proceed as follows applying return ratio analysis:
vout = it Zout
vfb =
Rf2
Rf1+Rf2  vout =
Rf2
Rf1+Rf2 it Zout
vG = (0   vfb)  gEA

roEA
..
1
sCPAR

=  it Zout 
Rf2
Rf1+Rf2 
gEA roEA
1+sroEA CPAR
ir = gmP vG
(1.6)
) R(s) =  
ir
it
= gmP Zout 
Rf2
Rf1 + Rf2

gEA roEA
1 + sroEA CPAR
(1.7)
Now we have the return ratio R(s) that, under the hypothesis discussed in appendix A,
satises R(s) ! T(s); where T(s) is the loop gain.1.2. ANALYSIS OF A GENERIC LINEAR REGULATOR 11
It can be observed, from equation 1.7, that the system's loop gain consists of three poles
and one zero: this is a potentially unstable system. The left-hand plane (LHP) poles and
the zero can thus be approximated to be the following:
P1 = 1
2 roEA CPAR
P2  1
2 (ESR+Rx)CLOAD
P3  1
2 (ESR==Rx)Cb
Z1 = 1
2 ESRCLOAD:
(1.8)
It is important to note that the order of the poles, depends on the architecture; in fact in
the capacitor-less regulator we nd rst the pole between the output of the error amplier
and the pass device and then the output pole. In a classic linear regulator, we nd a larger
output capacitor, in order to assure the stability, and therefore the external pole is the rst
one. In gure 1.5 is illustrated the typical frequency response of the system assuming that
the dominant-pole is at the output of the error amplier and the output capacitor CLOAD
is larger than the capacitor Cb.
Figure 1.5: Asymptotic loop gain of a general linear regulator.
We can implement the circuit using an LDO architecture with ideal blocks as shown in
gure 1.6. Here we nd the three important blocks that constitute the regulation loop. The
power MOS is the only real component; the feedback network, that is implemented with a12 1.2. ANALYSIS OF A GENERIC LINEAR REGULATOR
voltage controlled voltage source E1 and the error amplier are ideal blocks. We can also
note that a real modelling of a capacitor considers the equivalent series resistance ESR that
generates a zero in the loop gain2. In DC analysis, V2 gives the reference voltage but in AC
analysis it is a virtual ground.
To study the loop gain in Cadence, we use STB analysis algorithm. V3 is the point where
the double insertion method or commonly called Middlebrook's Method is to be applied.
Figure 1.6: Quasi-ideal circuit of a LDO regulator, STB analysis.
The error amplier is implemented by the circuit of gure 1.7, that depends on three
parameters:
 the transconductance gm,
 the internal pole Pole, that for simplicity is set at 10[GHz],
2There is a second zero that usually is not considered but depends on the architecture of the pass device.
In gure 1.6 we consider an LDO architecture that exploits a common source conguration for realizing the
pass device. This conguration has a right-hand plane (RHP) zero, generated by the Cgd of the power MOS
and is called Miller's zero.1.2. ANALYSIS OF A GENERIC LINEAR REGULATOR 13
 the output resistance Rout.
We have implemented the error amplier with two stages. The rst stage amplies the
dierence vid = INP   INN by a factor A = gm Rout equal to the DC gain, and also sets
the internal pole at the frequency desired by changing the value of C0 by the following
equation.
C0 =
1
2 Rout Pole
:
The last stage is useful because we want an error amplier that has a DC gain and two
poles: one internal and the second one at the output (created with the gate capacitor of the
power MOS and the error amplier output resistance Rout). For this reason, the second
stage is a voltage buer that allows to set the output resistance and to separate the internal
pole.
Figure 1.7: Quasi-ideal error amplier.
In gure 1.8 we can see the loop gain magnitude and phase of the quasi-ideal regulator
reported to the circuit of gure 1.6. We can note the near poles situated on the gate of the
power MOS and to the output of regulator that represent P1 and P2. The left-hand plane
(LHP) zero is situated at high frequency and corresponds to Z1. The third pole P3, is at
high frequency and we can observe on the plot phase, in gure 1.8, the pole eect after the
zero. The stability of the system is very low, indeed the phase margin is approximately
4[deg]. This system has an oscillatory time response with a slow damping. On section 2,
we will see how to improve the stability and increase the phase margin.14 1.2. ANALYSIS OF A GENERIC LINEAR REGULATOR
Figure 1.8: Typical loop gain of a quasi-ideal LDO regulator.1.3. LINEAR REGULATOR ARCHITECTURES 15
1.3 Linear regulator architectures
There are three basic types of linear regulator designs which will be shows [6]:
 Standard (NPN Darlington) Regulator,
 Low Drop-out (or LDO) Regulator,
 Quasi LDO Regulator.
The rst most important dierence between these three types is the drop-out voltage,
which is dened as the minimum voltage drop required across the regulator to maintain
output voltage regulation. A critical point to be considered is that the linear regulator
that operates with the smallest voltage across it dissipates the least internal power and has
the highest eciency, in particular, the power dissipation resulting from the load current
multiplied by the input-output voltage dierential. The LDO requires the least voltage
across it, while the Standard regulator requires the most.
The second important dierence between regulator types is the ground pin current
required by regulator when driving rated load current. Increased ground pin current is
undesirable since it is wasted current, in that it must be supplied by the source but does
not power the load.
1.3.1 Standard NPN Regulator
The rst IC voltage regulators produced were using the NPN Darlington conguration as
the pass device Q1 and are now designated as the standard regulator (gure 1.9).
An important consideration of the standard regulator is that to maintain output regu-
lation, the pass transistor requires a minimum voltage across it given by:
VDROP min = 2VBE + VCE:
Allowing for the  55[C] to 150[C] temperature range, this minimum voltage require-
ment is usually satised for about 2:5   3[V ].
The voltage where the output actually falls out of regulation, called the drop-out voltage,
will be probably between 1:5[V ] and 2:2[V ] for a standard regulator and will be dependent16 1.3. LINEAR REGULATOR ARCHITECTURES
Figure 1.9: Standard NPN Regulator.
on both load current and temperature. Since the drop-out voltage of the standard regulator
is the highest, this conguration is the worst of the three types.
The ground pin current of the standard regulator is very low. The reason for this is that
the base drive current to the pass transistor, which 
ows out the ground pin, is equal to
the load current divided by the gain of the pass device. In the standard regulator, the pass
device is a network composed of one PNP Q2 and two NPN transistors Q1, which means
the total current gain is extremely high (> 300).
The result of using a pass device with such a high current gain is that very little current
is needed to drive the base of the pass transistor, which results in less ground pin current.
Since the ground pin current of the standard regulator is the lowest, this conguration is
the best of the three regulator types.
1.3.2 Low Drop-out or LDO Regulator
The low drop-out, or LDO, regulator diers from the standard regulator in that the pass
device of the LDO is made up of only a single PNP transistor Q1 as shown in gure 1.10.1.3. LINEAR REGULATOR ARCHITECTURES 17
Figure 1.10: Low Drop-out or LDO Regulator.
The minimum voltage drop required across the LDO regulator to maintain regulation is
just the voltage across the PNP transistor Q1:
VDROP min = VCE:
The maximum specied drop-out voltage of an LDO regulator is usually about 0:7[V ]
to 0:8[V ] at full current, with typical values around 0:6[V ]. The drop-out voltage is directly
related to the load current, which means that at very low values of the load current, the
drop-out voltage may be as little as 50[mV ]. The LDO regulator has the lowest drop-out
voltage, and for this reason is the best of the three regulator types.
The lower drop-out voltage is the reason why LDO regulators dominate battery-powered
applications, since they maximize the utilization of the available input voltage and can
operate with higher eciency. The explosive growth of battery-powered consumer products
in the recent years has driven the development in the LDO regulator product line.
The ground pin current in an LDO regulator is approximately equal to the load current18 1.3. LINEAR REGULATOR ARCHITECTURES
divided by the gain of the single PNP transistor Q1. Consequently, the ground pin current
of an LDO is the highest of the three types.
1.3.3 Quasi Low Drop-out Regulator
A variation of the standard regulator is the quasi low drop-out regulator, more brie
y called
Quasi LDO regulator, which uses an NPN Q1 and PNP Q2 transistor as the pass device
(gure 1.11):
Figure 1.11: Quasi Low Drop-out Regulator.
The minimum voltage drop required across the Quasi LDO regulator to maintain regu-
lation is given by:
VDROP min = VBE + VCE:
The drop-out voltage for a quasi-LDO regulator is usually specied at about 1:5[V ]
maximum. The actual drop-out voltage is temperature and load current dependent, but
could never be expected to go lower than about 0:9[V ] at 25[C] at even the lightest load.1.3. LINEAR REGULATOR ARCHITECTURES 19
The drop-out voltage for the quasi-LDO is higher than for the LDO Regulator, but lower
than for the standard regulator.
The ground pin current of the quasi-LDO is fairly low which is as good as the standard
regulator.
1.3.4 Summary
A comparison of the three regulator types [6] is shown in table 1.1. The standard regulator
VDROP min = VCE VDROP min = VBE + VCE VDROP min = 2VBE + VCE
 0:1[V ] to 0:7[V ]  0:9[V ] to 1:5[V ]  1:7[V ] to 2:5[V ]
Iground  20  40[mA] Iground  10[mA] Iground  10[mA]
ILOADmax  1[A] ILOADmax  7:5[A] ILOADmax  10[A]
Table 1.1: Regulator type comparison.
is usually best for AC-powered applications, where the low cost and high load current make
it the ideal choice. In AC-powered applications, the voltage across the regulator is usually
at least 3[V ] or more, so the drop-out voltage is not critical.
Interestingly, in this type of application (where the voltage drop across the regulator is
> 3[V ]) standard regulators are actually more ecient than LDO types, because they have
less internal power dissipation due to ground pin current.
The LDO regulator is best suited for battery-powered applications, because the lower
drop-out voltage translates directly into cost savings by reducing the number of battery
cells required to provide a regulated output voltage. If the input-output dierential voltage
is low, like 1[V ] to 2[V ] the LDO is more ecient than a standard regulator, because of the20 1.4. LINEAR REGULATOR CHARACTERIZATION
reduced power dissipation resulting from the load current multiplied by the input-output
dierential voltage.
1.4 Linear regulator characterization
All linear voltage regulators have constant output voltage regardless the supply voltage or
load current variations. Voltage regulator specications generally fall into three categories:
 steady-state specications,
 dynamic-state specications,
 high-frequency specications [4].
All the equations presented consider only CMOS LDO voltage regulators, but the same
basic principles relate to most other linear voltage regulators.
1.4.1 Steady-state specications
The steady-state parameters include the line regulation, the load regulation, and the tem-
perature coecient eects.
The line and load regulation specications are usually dened for a given LDO regulator,
and measure the ability to regulate the steady-state output voltage for given line and load
steady-state values. The temperature coecient denes the combined performance of the
voltage reference and the error amplier oset voltage.
With reference to gure 1.12, we can dene the block H with the following equation:
H ,
vfb
vout
=
Rf2
Rf1 + Rf2
: (1.9)
It is also useful to model the path from the input of the internal supply to the output of
the band gap as in equation 1.10.
K ,
vref
vin
(1.10)
In particular, the block C is the transfer function from the source to the drain of
pass transistor or power-mos. At rst approximations the power-mos is in common gate1.4. LINEAR REGULATOR CHARACTERIZATION 21
a)
b)
Figure 1.12: LDO regulator: a) ideal circuit diagram, b) relative block diagram.22 1.4. LINEAR REGULATOR CHARACTERIZATION
conguration, and for this reason C is approximately:
C ,
vout
vin
 gmpRout: (1.11)
We can also note in gure 1.12a, the pass transistor transconductance gmp, the pass tran-
sistor output impedance Rout = rop==(Rf1 + Rf2) and the loop gain T = AB H.
Line regulation denes the ratio of the output voltage deviation to a given change in
the input voltage. This quantity re
ects the deviation after which the regulator has
reached steady-state. A general line regulation relationship is given in equation 1.12
[5]. Smaller output voltage deviation, for a given dc change in input voltage, cor-
responds to a better voltage regulator. To increase the line regulation, the LDO
regulator must have a suciently large loop gain.
vout
vin
=
C
1 + T
+
gmpRoutA
1 + T
 K 
1
AH
+
K
H
(1.12)
Load regulation is a measure of output voltage deviation during no-load and full-load
current conditions. The load regulation is related to the loop gain T , and the pass
transistor output impedance, Ro. This relation is given in equation 1.13 [5].
Rout LDO =
Ro
1 + T
(1.13)
Temperature coecient denes the output voltage variation due to temperature drift
of the reference and the input oset voltage of the error amplier. The temperature
coecient is given in equation 1.14 [5],
TC ,
1
Vout

@Vout
@Temp

1
Vout

VTC
Temp
=
 
VTC ref + VTC V off
Vout
Vref
Vout  Temp
(1.14)
where TC is the temperature coecient, VTC is the output voltage variation over
the temperature range Temp, VTC ref and VTC V off are the voltage variations
of the reference and input oset voltage of the error amplier, respectively. The
output voltage accuracy improves as the error amplier oset voltage is reduced and
the reference voltage temperature dependence is minimized.1.4. LINEAR REGULATOR CHARACTERIZATION 23
Drop-out voltage: the LDO regulator's drop-out voltage determines the maximum al-
lowable current and the minimum supply voltage. These specications - drop-out
voltage, maximum load current, and minimum supply voltage - depend all on the
pass transistor parameters. A particular LDO design typically species the maxi-
mum load current and the minimum supply voltage it can tolerate while maintaining
pass transistor saturation. Equation 1.15 relates the LDO drop-out voltage to device
parameters where ILOAD is the maximum sustainable output current.
Vdrop out = ILOAD RON = VDSAT PMOS (1.15)
The pass transistor dimensions are designed to obtain the desired VDSAT at the max-
imum load current, ILOAD.
1.4.2 Dynamic state specications
The LDO regulator dynamic-state specications specify the LDO regulator's ability to reg-
ulate the output voltage during load and line transient conditions. The LDO regulator
must respond quickly to transients to reduce variations in the output voltage. Dynamic-
state specications, unlike steady-state specications, depend also on the large signal LDO
regulator capabilities. The most signicant capabilities are the charging and discharging of
parasitic capacitor and the parasitic capacitor feed-through.
Load transients dene the LDO regulator's ability to regulate the output voltage during
fast load transients. The largest variations in output voltage occur when the load-current
steps from zero to the maximum specied value. The ability of the LDO to regulate the
output voltage during a large current transient depends on the closed-loop bandwidth, the
output capacitor, and the load-current. The output voltage variation is modelled in equation
1.16.
Vout =
Imax  t
CLOAD
(1.16)
Imax is the maximum specied output current, t is the LDO response time, and
CLOAD is the LDO output capacitor. t is approximately the reciprocal of the LDO closed-
loop bandwidth. A large output capacitor and a large closed-loop bandwidth improve the24 1.4. LINEAR REGULATOR CHARACTERIZATION
load regulation. Conventional LDO regulators inherently have large output capacitors and
therefore will have better load regulation compared to capacitor-less LDO regulators.
Parasitic capacitors also cause slewing eects that degrade the LDO regulator's load
transient response. The gate capacitor of the pass transistor can be signicant and places
strain on the error amplier. If the slew rate at the gate of the pass transistor is much
slower than the gain-bandwidth product, signicant transient voltage spikes appear at the
output voltage node during fast load transients. This eect becomes more pronounced with
capacitor-less LDO regulators.
Ripple-rejection-ratio species the ability for the regulator to reject the input signals
from the output node. This parameter measures the small-signal gain from the input voltage
to the output voltage. The ripple rejection ratio is given in equation 1.17.
Ripple rejection = 20  log10
output ripple voltage
input ripple
(1.17)
The ripple-rejection-ratio is typically determined for lower frequencies within the gain-
bandwidth product. Large input voltage transient spikes can cause larger output voltage
variations than predicted by the ripple-rejection-ratio. The deviation is due to large signal
eects, mainly capacitor slewing.
Power-supply-rejection-ratio, or PSRR, and regulator output noise can be categorized as
high-frequency specications. Both parameters are small signal parameters and are plotted
versus frequency. Most LDO regulators specify PSRR at certain frequencies as well as spot
noise at a particular frequency greater than the gain-bandwidth product.
PSRR denes the LDO regulator's ability to reject high-frequency noise on the input
line. In gure 1.13 is shown the power-supply-rejection-ratio reference to LDO regulator of
gure 1.6.
With reference to gure 1.12b, we can calculate the PSRR as:
vout = vin C + AB (vin K   vout H)
vout (1 + AB H) = vin(C + AB K)
(1.18)
Where PSRR is:
) PSRR ,
vin
vout
=
1 + AB H
C + AB K
: (1.19)1.4. LINEAR REGULATOR CHARACTERIZATION 25
Figure 1.13: PSRR of a LDO regulator.26 1.4. LINEAR REGULATOR CHARACTERIZATION
If we assume that the path from the input of the internal supply to the output of the
band gap is negligible or K  0, we obtain equation 1.20.
PSRR 
1 + AB H
C
: (1.20)
As shown in equation 1.20, PSRR is a function of pass transistor parasitic capacitor,
error amplier and feedback network. On low frequencies, PSRR is dominated by the loop
gain over C, while at high frequencies depends on the reciprocal of the block C. In table
1.2 are summarized all these concepts.
Asymptote at low frequency Asymptote at high frequency
PSRR  AB H
C PSRR  1
C
Table 1.2: Summary of asymptote of PSRR.
The error amplier plays a major role in improving PSRR [2]. The combined individual
error amplier PSRR and the individual pass transistor PSRR are desired to sum to zero
at the output voltage node.
Output noise is primarily dened by the input stage transconductance. The subsequent
stages do not add signicant noise to the output. Maximizing the input transistors' size
lowers the output noise. The optimal noise gure is dependent on each particular design
and a general analysis lacks sucient information.
1.4.3 LDO Regulator Eciency
The LDO regulator eciency is determined by three parameters: ground current, load
current, and pass transistor voltage drop. The total no-load quiescent current consumption
for the entire LDO regulator circuitry is dened as the ground current. Equation 1.21 relates
the LDO regulator power eciency.
Eff =
Vout  ILOAD
Vin  (IGND + ILOAD)
(1.21)
There are two cases for power eciency, one for small load currents and one for large load
currents. If is assume that Vout  Vin, the relation reduces to equation 1.22 for small load
currents.
Eff 
ILOAD
IGND + ILOAD
(1.22)1.5. POWER MANAGEMENT UNIT - PMU 27
Thus, the ground current aects the LDO regulator eciency much more at very low load
currents. The longevity of the battery life for low current applications can be signicantly
increased by reducing the quiescent ground current. On the other hand, for very large load
currents, the power eciency is solely dependent on the pass transistor voltage drop, shown
in equation 1.23.
Eff 
Vout
Vin
(1.23)
The eciency of the linear regulator approaches 100% as the output voltage approaches
the input voltage. This scenario, however, requires an innitely large pass transistor and
would result in an innite gate capacitor. Clearly, there is a trade-o between eciency
and the speed of the LDO regulator.
1.5 Power Management Unit - PMU
In mobile devices, the battery management is very important since it is the good use of
the battery energy that allows the devices to become more and more durable. In the most
modern PMUs, the LDOs are used as post regulators. The DC-DC converters or switching
regulators are used to convert one voltage level into a lower3 one because of their high
eciency. The main problem of not using only the DC-DC converter is the ripple in the
output voltage. So, in order to remove this ripple and load variations, a LDO is used after
the DC-DC converter. The DC-DC regulator is designed to minimize the voltage drop
across the linear regulator during loading conditions, as shown in gure 1.14.
3It is possible to convert one voltage level into a lower one with a buck or buck-boost conguration.
Generally the DC-DC converters have the ability to generate larger or lower output voltages than the input
and they can yield eciencies between 85 and 98 %.28 1.5. POWER MANAGEMENT UNIT - PMU
Figure 1.14: High eciency linear regulation.Chapter 2
LDO compensation
This chapter will enable to understand the techniques to compensate a Low Drop-out regu-
lator. Two techniques will be described: the former, named standard, is the classic solution
adopted in many linear regulator topologies that exploits the dominant-pole compensation,
the latter one exploits pole splitting.
2.1 Standard compensation
In gure 2.1 is displayed a LDO regulator that exploits the dominant-pole compensation.
One of the most signicant side eects in LDOs is the stability degradation due to
the several poles embedded in the loop. The loop presents the following pole and zero
frequencies1:
fPG = 1
2 RoutEA(Cgs+Cgd(1+gmp Rx))
fPout = 1
2 Rx CLOAD
fZ1 =
gmp
2 Cgd
(2.1)
where gmp, Cgs and Cgd are the equivalent transconductance and capacitances of the
ac model of the power MOS, Rx is dened in equation 1.3 while CLOAD is the output
capacitance. Note that Z1 is a right-hand plane (RHP) zero and therefore reduces loop
phase margin.
1For simplicity the equivalent series resistance eect has been neglected.
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Figure 2.1: LDO regulator circuits with the dominant-pole compensation.
Usually, the standalone error amplier has at least one internal pole located at relatively
high frequency. In the circuit of gure 2.1 this internal pole is at very high frequency
(10[GHz]); in a real realization of this circuit, the loop is aected by this internal pole and
the circuit is probably unstable.
The output pole is inversely proportional to RLOAD. The parameters used in the circuit
of gure 2.1 are the following:
ILOAD RLOAD Rx CLOAD fPout
12:7[A] not connected 190[k
] 100[F] 8[mHz]
250[mA] 10[
] 9:3[
] 100[F] 170[Hz]
Table 2.1: Variation of the output pole.
In table 2.1 is also shown the large variation of the output pole frequency, fPout: more
than four orders of magnitude; this eect requires to nd a trade-o between of the stability
and the quiescent current. In fact, in order to have a low variation of the output pole, while2.1. STANDARD COMPENSATION 31
keeping constant the other parameters of the circuit, one should decrease the Rx value.
This translates in a decrease of Rf1+Rf2 and therefore,an increase of the quiescent current
IGND. On the other hand, decreasing IGND, decreases the phase margin of the loop gain
T(s). These aspects allow to understand why the change in RLOAD varies the stability of
the circuit (gure 2.2). Note that the phase margin PM changes from 35 to 90 degrees.
Figure 2.2: Loop gain T(s) of the circuit of gure 2.1. In red Ids = 250[mA], while in blue
Ids = 12:7[A] (equal to the current that 
ows only through the resistor divider).
Some options to increase the distance between the poles at the gate and at the output of
regulator, do exist. To change the time constant at the gate of the power MOS, it is possible
to:
 decrease the output resistance of the error amplier. This in turn decreases the DC
loop gain T0 and increases the static error gain 0, while lowering the low frequency,
 decrease Cgs of the power MOS. Most likely, this implies to decrease the product
W L, which consequently increases the drop-out voltage that usually is not allowed32 2.2. PROPOSED LDO COMPENSATION
to change, due to design requirements.
To change the time constant at the output of the regulator, it is possible to increase the
resistance Rx dened in equation 1.3, working on Rf1 + Rf2 or RLOAD.
Increasing Rf1 + Rf2, decreases the quiescent current but when RLOAD ! 1, the
power MOS works in sub-threshold zone and it has a very small gmp
2. For this reason to
ensure the regulation Rf1 + Rf2 can not increase too much.
Increasing the minimum RLOAD decreases the maximum load current but is exploits
only a part of the available current from the power MOS that it results oversized.
For these reasons to reach the stability usually the best choice is to increase the CLOAD
capacitance.
The DC gain of the power MOS is equal to  gmp Rx. Increasing gmp increases the loop
gain while the phase margin decreases because it begins to be in
uenced by the pole at the
gate of the power MOS.
This analysis shows the diculties to compensate the regulator when increasing the
current load. Alternative solutions that allow to increase the regulator's current, required
to change the type of compensation.
2.2 Proposed LDO compensation
To compensate the LDO regulator while keeping acceptable the load transient response and
the stability at low load currents, a new structure was needed. The basic concept is shown
in gure 2.3a.
2.2.1 Steady-state
At steady-state, the fast path, that is realised with a dierentiator block, is as an open
circuit; this means that the regulator works as a classic LDO. Indeed, when the transient
has faded, the output voltage is regulated by the external loop. At high frequencies, where
the external loop gain is low, the fast path is able to control the load variation, acting on
the gate of the power MOS. The main feedback loop determines the LDO's gain-bandwidth
2When RLOAD ! 1, IDS !
Vout
Rf1+Rf2 but VDS = Vout  Vin remains constant whereby VGS decreases.
If the voltage headroom of the error amplier is small, it is likely that VG cannot reach the correct value,
thus making it impossible to regulate the output.2.2. PROPOSED LDO COMPENSATION 33
a)
b)
Figure 2.3: Proposed LDO compensation: a) basic concept, b) blocks level description.34 2.2. PROPOSED LDO COMPENSATION
product and is the main mechanism that replenishes the energy in the output capacitor,
restoring the output voltage to the correct steady-state level. The fast path is an internal
negative feedback loop with very high bandwidth: much greater than the overall gain-
bandwidth product, that senses any load current variation mirroring and amplifying the
signal directly into the gate of the pass transistor.
2.2.2 Ac analysis - blocks level description
The ac analysis of the circuit of gure 2.3a, can be made by rst dening some transfer
functions.
 The block B represents the transfer function from the current at the gate of the power
MOS iG , iEA + idiff (the sum of the output current of the error amplier iEA and
the dierentiator current idiff ) to the regulator output voltage vout where the ac
variations at the input voltage vin are assumed to be zero:
B ,  
vout
iG
 
 

vin=0

R1 gmp Rx

1   s
Cgd
gmp

(1 + sR1 CG) (1 + sRx CLOAD)
(2.2)
where CG , Cgs + Cgd (1 + gmp Rx).
On rst approximation, the block B consists of the pole at the gate of the power MOS,
the output pole and the Miller's zero (equation 2.2). The power MOS is in common
source conguration; the DC gain of this stage is inverting. For this reason the sign
of block B is positive: because it is useful to move back the sign to highlight the two
negative loops: the nested one and the external one.
 The block D, that represents the dierentiator transfer function, is dened as the ratio
of the dierentiator output current idiff to the output voltage of the regulator vout:
D ,
idiff
vout
= Ai sCf (2.3)
where Ai ,
idiff
icf
is the current gain. This block realises the split of the poles in block
B; such operation is called pole splitting.
It is possible to dene the nested loop gain as:
Tnest , B D 
R1 Rx gmp Ai Cf s

1   s
Cgd
gmp

(1 + sR1 CG) (1 + sRx CLOAD)
: (2.4)2.2. PROPOSED LDO COMPENSATION 35
The transfer function from iEA to vout at closed loop is:
B0 =
B
1 + B D
=
R1 Rx gmp

1   s
Cgd
gmp

as2 + bs + c
(2.5)
because a negative feedback is considered. The coecients of the denominator are:
a = CG CLOAD R1 Rx   Ai Cf Cgd R1 Rx
b = CG R1 + CLOAD Rx + Ai Cf R1 Rx gmp
c = 1
(2.6)
that can be approximated because:
CG CLOAD R1 Rx >> Ai Cf Cgd R1 Rx
CG R1 + CLOAD Rx << Ai Cf R1 Rx gmp:
(2.7)
Thus, we obtain:
B0 
R1 Rx gmp

1   s
Cgd
gmp

1 + Ai Cf R1 Rx gmp s + CG CLOAD R1 Rx s2: (2.8)
Assuming the dominant-pole condition, we obtain the following pole frequencies:
f1  1
2 R1 Cf (Ai gmp Rx)
f2 
gmp Ai Cf
2 CG CLOAD:
(2.9)
This technique is named pole splitting compensation. In the next table we can appreciate
the splitting of the poles with or without dierentiator.
D = 0 ! Tnest = 0 D >> 0 ! Tnest >> 1
Dominant-pole 1
R1 CG
1
R1 Cf (Ai gmp Rx)
Second pole 1
Rx CLOAD
gmp Ai Cf
CG CLOAD
Table 2.2: Pole splitting.
In gure 2.4 is shown how the equivalent transfer function of the block B changes if we
increase the nested loop gain Tnest. The graphical analysis is an easy way to understand
how the feedback acts with respect to mathematical treatment.36 2.2. PROPOSED LDO COMPENSATION
Figure 2.4: Action of the nested loop; graphical analysis. The thin blue line is the block B,
the red line is 1
D while the thick blue line is the transfer function that the error amplier
sees (with the closed nested loop).2.2. PROPOSED LDO COMPENSATION 37
From the circuits of gure 2.3a it is possible to obtain the block-level description of all
the regulator (gure 2.3b). The analysis with the block diagram is useful for understanding
how the fast loop or nested loop compensates the voltage regulator3.
On the next list, the transfer functions of the remaining blocks of gure 2.3b are dened.
 The block A represents the error amplier transfer function, dened by the ratio of
the output current of the error amplier iEA to the dierence vid , vref   vfb.
A ,
iEA
vref   vfb
=
iEA
vid
(2.10)
The block A is a transconductance with an internal pole, because generally the error
amplier is realized with two stages.
 The block C represents the transfer function from the input voltage to the output
voltage, where the variations at the gate current iG are assumed to be zero.
C ,
vout
vin
 
 

iG=0
(2.11)
On rst approximation, it is possible to note that the power MOS is in common gate
conguration.
 The block H represents the resistor divider transfer function, dened by:
H ,
vfb
vout
=
Rf2
Rf1 + Rf2
: (2.12)
 The block K represents the band-gap transfer function. It is important to model it,
to improve the precision of the PSRR.
The total loop gain or external loop gain is dened by:
Ttotal , A
B
1 + B D
H: (2.13)
The bandwidth of the system is dened as the frequency where the loop gain T(s) is
unitary. If is designed a dominant-pole system where i.e, the eect of the second pole can
be neglected, then it is possible to write that:
GBW 
ADC BDC HDC
2 R1 Cf (Ai gmp Rx)
(2.14)
3It is possible to use the LDO behavior, a graphical user interfaces - GUI, that I personally create, to
better understand how the nested loop works in the LDO voltage regulators. See appendix B for more
information about LDO behavior.38 2.2. PROPOSED LDO COMPENSATION
where ADC, BDC and HDC are the DC gain of the respective blocks.
Now we can recalculate the PSRR including the new branch:
vout = vin C + [A (vin K   vout H)   vout D] B
vout (1 + AB H + B D) = vin(C + AB K)
(2.15)
And the PSRR is:
) PSRR ,
vin
vout
=
1 + B (AH + D)
C + AB K
: (2.16)
2.2.3 Transient response
The transient response is dependent on the speed of the pass transistor and not on the
output capacitor [4]; however, using the fast path, it is possible to improve it. For example,
a quick change in the current load iLOAD, causes a quick transient current 
owing from
Cout and another one from Cf , since the power MOS current is supposed to be constant.
The current amplier stage copies and amplies the current iCf and causes a decrease of
the gate voltage VG. For this reason the fast loop feedback turns increasingly on the power
MOS, which in turn increases the current iD. When the current iD increases, the current
from Cf decrease and shut down the dierentiator. After this fast regulation the external
loop decreases the dierence between Vref and Vfb, while Vout returns to the desired DC
voltage. On the other hand a slow variation in iLOAD induced a consequent reaction in the
external loop (that includes the power MOS), and a no appreciable contribution from the
other loops.
The concept in gure 2.3 sets the basis of the research and design for the LDO voltage
regulator study proposed in this thesis work.
2.2.4 Target design
The LDO regulator design targets are shown in table 2.3.2.2. PROPOSED LDO COMPENSATION 39
Parameter Value
Gain Bandwidth 0:5  1[MHz]
Loop Gain 80[dB] @ maximum load current
PSRR4 > 70[dB] @ 10[kHz]
> 40[dB] @ 100[kHz]
GND Current  100[A]
Output Current 0  1[A]
Output Voltage  1:2[V ]
Reference Voltage  0:8[V ]
Minimum Cload
5 1[uF]
Maximum Cload 4:7[uF]
Technology 2[m] CMOS
Table 2.3: LDO specication.
4High Ripple Rejection over full current range with Cload = 1[F].
5The minimum capacity that ensures the stability.40 2.2. PROPOSED LDO COMPENSATIONChapter 3
Modelling of blocks
In this chapter the circuit previously proposed will be presented and analysed. Moreover,
it will be shown how to obtain the transfer function of all the blocks that constitute the
regulator described in gure 2.3b.
The proposed circuit, shown in gure 3.1, was developed with Cadence and highlights
the nested loop, composed by the power MOS and dierentiator blocks, and the external
loop composed by the error amplier, power MOS (with its compensation) and feedback
network blocks.
3.1 Error amplier
The proposed error amplier is shown in gure 3.2. In the literature [1] this circuit consists
of a basic single-ended two-stage Bi-CMOS operational transconductance amplier or more
brie
y two-stage single-ended OTA. A dierential input stage drives an active load followed
by a second gain stage. The rst stage in gure 3.2, consists of a p-channel dierential
pair realized by M1 and M2, with an n-channel current mirror load M3 and M4. The
tail current source, is provided by a bipolar PNP transistor T1 with an emitter resistive
degeneration. The second stage consists of a n-channel common-source amplier M5 with
the current source load T2.
This circuit conguration was chosen because it provides a good voltage gain, output
swing, common-mode range and common mode rejection ratio CMRR [1].
The steady-state of this circuit has the output OUT that hits VI or GND like a
4142 3.1. ERROR AMPLIFIER
Figure 3.1: Main circuit.
Figure 3.2: Proposed error amplier.3.2. POWER MOS 43
comparator. Near these two limit zones, this circuit does not work like an error amplier.
On the other hand, when this circuit is closed in a negative feedback, the steady-state is
reached and the output of the error amplier is between 2[A]100[k
] + Vov5 and VI  
2[A]100[k
]   VEC.
When this state is reached, i.e where all MOSFET work in the saturation zone, the ac
analysis can be done.
The ac gain of the rst stage is:
A1 =
vx
vfb
=
 gm2 (ro2==ro4)
1 + s (ro2==ro4) Cx
(3.1)
where ro2==ro4 and Cx are respectively the equivalent resistance and capacitance at the
output node of the rst stage. Generally the natural frequency of this internal pole is near
the unity gain frequency of the loop gain T(s).
In the previous analysis the eect of the pole-zero doublet created by the active load
M3 M4 is neglected. Generally the dominant pole of the rst stage is given by the output
time constant that is at much lower frequencies than the pole-zero doublet; for this reason
is negligible.
The transconductance of the second stage is aected by the source resistance degenera-
tion Rs. For this reason the equivalent transconductance Gm2 is:
Gm2 =
ioutEA
vx
=
 gm5
1 + gm5 Rs
: (3.2)
The complete transfer function of block A is:
A =
ioutEA
vfb
= A1  Gm2 =
gm2 (ro2==ro4)  gm5
(1 + gm5 Rs)  (1 + s (ro2==ro4) Cx)
: (3.3)
The natural frequency of the pole of this block is:
fPint =
1
2 (ro2==ro4) Cx
: (3.4)
3.2 Power MOS
Generally, in LDO regulators, the power MOS represents the biggest component, as it can
be seen in the layout images (gures 4.5a and 4.5b). For this reason, it is important to
regard the principal ac parameters, Cgs and Cgd, that can reach values of few hundreds44 3.2. POWER MOS
of pico Farads. Usually the aspect ratio, W
L , is greater than some tens of thousands and
generally the minimum length channel is used, to achieve the drop-out specication that
requires a large aspect ratio.
The power MOS operates in strong inversion mode for a wide range of load currents,
but at the minimum load current it works in sub-threshold areas. The relations of the basic
parameters in these two zones are shown on the next table.
Strong inversion Sub-threshold
Ids =
p Cox
2
W
L V 2
ov Ids  ID0
W
L e
Vgs
n VT
gm =
q
2p Cox
W
L Ids =
2Ids
Vov gm =
Ids
nVT
Table 3.1: Basic parameter versus the working areas of the power MOS.
All the parameters of the power MOS ac model change accordingly to the bias voltage.
The formulas in table 3.1 are a good approximation, but usually it is better to catch this
parameters from the \DC Operating Points", in Cadence.
Dierent technologies can improve some of the parameters (for example the capacitance
of the ac model at all nodes or the product p Cox) but the purpose of this work thesis is
to use a cheap technology.
On the following subsections, we will model the transfer functions from the gate to the
drain and from the source to the drain of the power MOS (corresponding to the blocks B
and C).
3.2.1 Block B
In gures 3.3a and b it is shown the equivalent model of the power MOS that generally
remains valid for the working areas of the power MOS. This block is useful in the analysis
of the two loops.
Using the Kirchho's current law (KCL) at the node A and B of gure 3.3b, it is possible
to obtain the rst two equations while, using the superposition theorem, it is possible to3.2. POWER MOS 45
a)
b)
Figure 3.3: Power MOS, modelling of the block B: a) quasi ac model, b) equivalent ac
model.46 3.2. POWER MOS
obtain the third one.
y1 :=
8
> > > <
> > > :
itest   vgs
1
Zin + iCgd = 0
iCgd + gmp vgs + vout 1
Zout
= 0
vgs = R1
iin+vout sCgd
1+sR1(Cgs+Cgd)
(3.5)
where
Rx , Rload==(Rf1 + Rf2)==rop
Zin , R1== 1
sCgs = R1
1+sR1 Cgs
Zout , Rx==

ESR + 1
Cload

= Rx
1+sESRCload
1+s(Rx+ESR)Cload
(3.6)
After some steps, the system of linear equations y1 gives:
vout
itest
=
 gmp Rx R1

1   s
Cgd
gmp

(1 + sESRCload)
as3 + bs2 + cs + d
(3.7)
where
a = Cgd Cgs Cload ESRR1 Rx
b = Cgs Cload ESRR1 + Cgd Cload ESRRx + Cgd Cgs R1 Rx + Cgd Cload R1 Rx +
+ Cgs Cload R1 Rx + Cgd Cload ESRR1 (1 + gmp Rx) (3.8)
c = Cload ESR + Cgs R1 + Cgd Rx + Cload Rx + R1 Cgd (1 + gmp Rx)
d = 1:
It is possible to write the dominant pole approximation of equation 3.7 to highlight the
three poles of the block B1.
B ,  
vout
itest

gmp Rx R1

1   s
Cgd
gmp

(1 + sESRCload)
(1 + sR1 CG) (1 + s (ESR + Rx) Cload) (1 + s(ESR==Rx) Cload)
(3.9)
where CG , Cgs + Cgd (1 + gmp Rx). Moreover, on the last equation is highlighted the
typical DC gain of a common source conguration and the two zeros: the rst one is
created in the path through the Cgd and it is called Miller's zero, while the second one, is
created from the equivalent series resistance ESR.
1As dened in equation 2.2, the block B is not an inverting stage.3.2. POWER MOS 47
From the preview equation, you can see that the Miller's zero is placed in the right hand
plane, whereby it has a phase shift of  90[deg]. The insertion of a positive real part zero
in a loop is the worse condition for the stability because it increases the bandwidth of the
loop gain and shifts the phase of  90[deg]. Generally, a MOSFET in this conguration,
with a low transconductance and little W , is not aected by this zero and for this reason
it is usually neglected. In the literature this approximation is called Miller approximation.
Unfortunately the big channel width W and transconductance gmp increase the eect of
this zero.
The zero created from the equivalent series resistance is located on the left hand complex-
plane and generally has an natural frequency situated near the unity gain frequency of the
total loop gain.
The natural frequencies of the poles and zeros of this block are:
fPG = 1
2 R1 CG
fPout = 1
2 (ESR+Rx)Cload
fPESR = 1
2 (ESR==Rx)Cload
fZMiller =
gmp
2 Cgd
fZESR = 1
2 ESRCload:
(3.10)
In the gure 3.4 is shown the transfer function displayed by LDO behavior2 that high-
lights the three poles and the two zeros just treated. The third pole PESR is at very high
frequencies, in fact in this gure is out of scale.
3.2.2 Block C
In the gures 3.5a and b are shown the equivalent model of the power MOS that is useful
in the characterization of the PSRR specication.
Using the Kirchho's current law (KCL) at the node A and B of the gure 3.5b, it is
possible to obtain:
y2 :=
8
<
:
 
vg
R1 + (vtest   vg) sCgs + (vout   vg) sCgd = 0
(vout   vg) sCgd + gmp (vg   vtest) + vout vtest
rop + vout
Zout = 0
(3.11)
2See the appendix B for more information about LDO behavior GUI.48 3.2. POWER MOS
Figure 3.4: LDO behavior simulation: transfer function of the block B.3.2. POWER MOS 49
a)
b)
Figure 3.5: Power MOS, modelling of the block C: a) quasi ac model, b) equivalent ac
model.50 3.2. POWER MOS
where
R , Rload==(Rf1 + Rf2)
Rx , R==rop
Zout ,

ESR + 1
sCload

==R = R
1+sESRCload
1+s(R+ESR)Cload
(3.12)
Note that the linear system y2 has two equations with three variables but we are interested
on the ratio of these two. In fact the block C is dened as the ratio of vout to vtest.
After some steps, the system of linear equations y2 gives the following approximate
result:
C ,
vout
vtest
 gmp Rx
(1 + sZ1) (1 + sZ2) (1 + sZESR)
(1 + sP1) (1 + sP2) (1 + sPESR)
(3.13)
where the time constants of the poles and zeros are
Z1 =
R1(Cgs+Cgd(1+gmp rop))
1+gmp rop
Z2 =
R1 rop Cgs Cgd
R1(Cgs+Cgd(1+gmp rop))
ZESR = ESRCload
P1 = R1 (Cgs + Cgd) + Rx (Cload + Cgd (1 + gmp R1))
P2 =
R1 Rx Cload(Cgs+Cgd)
R1(Cgs+Cgd)+Rx(Cload+Cgd (1+gmp R1))
PESR = (ESR==Rx) Cload:
(3.14)
We assume that:
Cgs << Cgd (1 + gmp rop)  Cgd gmp rop
R1 (Cgs + Cgd) >> Rx (Cload + Cgd (1 + gmp R1))
(3.15)
then, the block C can be further approximated as follows:
C  gmp Rx
(1 + sR1 Cgd)

1 + s
Cgs
gmp

(1 + sESRCload)
(1 + sR1 (Cgs + Cgd)) (1 + sRx Cload) (1 + s(ESR==Rx) Cload)
: (3.16)
In gure 3.6 is shown the transfer function displayed by LDO behavior that highlights
the three poles and zeros just treated. The third pole PESR is at very high frequencies, in
fact in this gure is out of scale.3.2. POWER MOS 51
Figure 3.6: LDO behavior: transfer function of the block C.52 3.3. FEEDBACK NETWORK
3.3 Feedback network
The feedback network allows to sense the output voltage and provides a proportional signal
of this voltage, at the input of the error amplier. This block, previously called block H, is
part of the main feedback. For modelling this block it is possible to consider the circuit of
gure 3.7.
Figure 3.7: Ac model of the main feedback network of the regulator.
The transfer function that model this block is:
H =
vfb
vtest
=
Rf2
Rf1 + Rf2

1
1 + s (Rf1==Rf2) CinEA
(3.17)
where CinEA is the equivalent capacitance that loads the output of the feedback network.
Generally this capacitance creates a pole at high frequency that usually is neglected; there-
fore the block H is approximated as follows:
H 
Rf2
Rf1 + Rf2
: (3.18)
3.4 Dierentiator
The dierentiator is a block that can be realized in many ways; in this section two archi-
tectures are shown.
Ideally, the dierentiator senses the output voltage of the regulator, and reacts with a
proportional current. In the ideal realization of the gure 3.8, it is possible to obtain that3.4. DIFFERENTIATOR 53
Figure 3.8: Ideal dierentiator.
iCf = vout sCf and idiff , Ai iCf , whence it is possible to calculate the transfer function
of this block as follows.
D1 =
idiff
vout
= sAi Cf: (3.19)
To achieve a good compensation, with the pole splitting method, it is possible to use
a big product Ai Cf . Generally if the current amplier is realized with Ai  1 i.e. is a
current buer, a big capacitance Cf should be required (on the order of nano Farads); this
capacitor usually requires a big area that cannot be integrated on a chip. On the other hand
it is dicult to realise a current amplier with high gain for decreasing the capacitance.
It is important to note that the current amplier realizes an unidirectional path from the
output of the regulator to the gate of the power MOS. In fact the pole splitting compensation
is realized by making the feedback network unidirectional to erase the eect of the real part
zero, i.e the feed-forward path3.
3.4.1 Passive dierentiator
A possible realization of the dierentiator is shown in gure 3.9, where it is used the cas-
cade of a passive high pass lter and a transconductor4. This realization has this transfer
3In the literature [1] there are two solutions for erasing this eect:
 by making the feedback unidirectional
 by modifying the transfer function of the feedback network, moving the right hand zero to innity
(which means a null resistor).
The last solution uses a big capacitance Cf to achieve the stability.
4In gure 3.9b is highlighted the normalization of the sizes to realize the conversion into the logarithmic
space. The notation adopted is the result of the fact that the argument of the logarithm is a pure number
and for this reason a transconductance has to be normalised to 1 Siemens.54 3.4. DIFFERENTIATOR
function:
D2 =
idiff
vout
= gD
sRf Cf
1 + sRf Cf
; (3.20)
where gD is a transconductance loaded on the equivalent resistance at the gate of the power
MOS R1. From equation 3.20 it emerges that increasing the product Rf Cf the natural
frequency of the pole decreases while the eect of the pole splitting increases. As explained
a) b)
Figure 3.9: Passive dierentiator: a) ideal circuit, b) transfer function.
in section 2, to achieve the stability of the regulator, it is required a high gain for this block,
to realize a good pole splitting.
Generally, to hold the pole of the passive lter at high frequencies and realize a good
pole splitting, it is required a high voltage gain gDR1. R1 is not a parameter which can
be manipulated while the transconductance depends on the square root of the bias current,
which cannot increase so much. For these reasons, this type of dierentiator can be only
used in systems that require a low pole splitting to achieve the stability.
3.4.2 Active dierentiator
The proposed dierentiator is based on the circuit of the gure 3.10.
Using the Kirchho's current law (KCL) at the node A and B of gure 3.10b, it is possible
to obtain the rst two equations while, using the superposition theorem, it is possible to3.4. DIFFERENTIATOR 55
a)
b)
Figure 3.10: Active dierentiator: a) base circuit, b) equivalent ac model.56 3.4. DIFFERENTIATOR
obtain the third one.
y3 :=
8
> > > > <
> > > > :
(vtest   vgs1) sCf   vgs1 sCgs1 +
vgs2 vgs1
Rf = 0
vgs2 vgs1
Rf + gmf1 vgs1 +
vgs2
Zo = 0
vgs1 = Rf
vtest sCf+
vgs2
Rf
1+sRf (Cf+Cgs1)
(3.21)
where
Zo , Ro==
1
sCo
=
Ro1
1 + sRo1 Co1
: (3.22)
As you can see, to not complicate the analysis of this block, the eect of Cgd1 is neglected.
After some steps, the system of linear equations y3 gives:
D3 =
idiff
vtest
=
sgmf2 Ro1 Cf (Rf gmf1   1)
as2 + bs + c
(3.23)
where
a = Ro1 Rf Co1 (Cf + Cgs1)
b = Rf (Cf + Cgs1) + Ro1 (Cf + Cgs1 + Co1)
c = gmf1 Ro1 + 1:
(3.24)
If the hypothesis of the dominant pole is assumed it is possible to obtain:
D3 
sgmf2 Ro1 Cf (Rf gmf1   1)

1 + s
Rf (Cf+Cgs1)+Ro1(Cf+Cgs1+Co1)
1+gmf1 Ro1
 
1 + s
Ro1 Rf Co1(Cf+Cgs1)
Rf (Cf+Cgs1)+Ro1(Cf+Cgs1+Co1)

(3.25)
Furthermore, if we assume that:
gmf1 Ro1 >> 1
Cf + Cgs1 >> Co1
(3.26)
it is possible to write another approximation of equation 3.23 where the two poles of the
block D are highlighted.
D3 
sgmf2 gmf1 Ro1 Rf Cf 
1 + s(Rf+Ro1)(Cf+Cgs1)
gmf1 Ro1

(1 + s(Rf==Ro1) Co1)
(3.27)3.4. DIFFERENTIATOR 57
The natural frequencies of the poles of this block are:
fP1 =
gmf1 Ro1
2(Rf+Ro1)(Cf+Cgs1)
fP2 = 1
2(Rf==Ro1)Co1:
(3.28)
In gure 3.11 is shown the proposed dierentiator that is realized with two parallel
paths; one of these with a p-MOS path while the other with a n-MOS path. This realization
increases the circuit complexity but improves by a factor of 2 the DC gain (of the equations
3.25 and subsequent) and moreover allows to control the gate of the power MOS with a
push-pull output.
Figure 3.11: Proposed dierentiator.58 3.4. DIFFERENTIATORChapter 4
Proposed LDO transistor-level
design
In this chapter are explained the design criteria for the transistors of the realized LDO
regulator and in the nal part the simulations done with Cadence are shown.
4.1 Transistors Parameters
The essential parameters for the design of the transistors are Vtn nCox for the n-MOS
and Vtp pCox for the p-MOS. These parameters were obtained by simulation of the circuit
presented in gure 4.1, created for this purpose. The transistors MOS operate in the
saturation region: in fact they are in diode conguration with a DC current source bias.
The parameters values cannot be presented for industrial security; the only information
which is possible to report is that the components belong to Inneon Technologies.
4.2 Schematic Design
In this subsection are presented the design criteria for the sizing of all the regulator blocks.
As a rst step, the circuit has been realized with Cadence using the proposed technology;
then, when the steady-state is reached (i.e. when the DC output voltage is that expected),
it is possible to catch from the simulation results all the parameters of the power MOS ac
model.
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Figure 4.1: Circuit used to obtain the transistor parameters.
After this, the design of the regulator can be done using the LDO behavior GUI that
has a good match between its results and those obtained with Cadence. Therefore, it is
possible to know how the ideal performance can be reached with the power MOS used. For
this reason the sizing of the four blocks described in chapter 3 begins from the characteristic
parameters: the transconductance, the over-drive voltage or the bias current of the transistor
MOS.
Generally if the gain of the dierentiator is not high, i.e. the dierentiator gain is not
able to realize a good pole splitting, then the less stable case of the external loop is at
the minimum current load. On the other hand, the worst case of the nested loop stability
generally does not correspond to the previous condition. For these reasons it is better to
design (with LDO behavior) rstly the nested loop, to ensure a minimum phase margin at
its worst case (for example > 45[deg]) and then the external loop when the regulator is at
the minimum current load.
As shown in table 2.3, the maximum ground current is a design target. For this reason
it was decided in advance how much current had to be devoted to each block (table 4.1).
With this budget is thought to reach a good DC gain in the error amplier, to ensure that
the power MOS does not work in sub-threshold zone and nally to ensure the bandwidth
at the dierentiator.4.2. SCHEMATIC DESIGN 61
Block Current devoted
Error Amplier 30[A]
Power MOS 20[A]
Dierentiator 40[A]
Table 4.1: LDO current specication.
4.2.1 Error Amplier
In gure 3.2 is shown the proposed error amplier that can be sized starting from the placing
of the internal pole and then, from the achievement of the total transconductance (dened
on the equation 3.3).
The rst stage is designed by sizing the tail current source of the dierential pair. In
fact with the increase of this current the equivalent resistance at the output of this stage
decreases, as shown in equation 4.1.
ro =
n(p) L
Ids
(4.1)
This causes the internal pole of the error amplier to increase (equation 4.2). The purpose
of this sizing is to put this pole at a bigger frequency than the bandwidth of the system
GBW.
!Pint =
Itail
2
[(n L4)==(p L2)] Cx
(4.2)
The second stage can be sized starting from the DC total transconductance ADC set in
LDO behavior as shown in the following equation:
gm5 =
ADC
gm2 (ro2==ro4)   Rs ADC
: (4.3)
Now it is possible to nd the aspect ratio of M5 imposing the bias current provided by the
transistor T2 as follows:
gm5 =
r
2n Cox
W5
L5
IT2: (4.4)
This current is chosen by nding the trade-o between the output resistance, that should
be big, and the charge-time of the power MOS capacitance CG, that should be small.62 4.2. SCHEMATIC DESIGN
The output resistance is very important because it is a part that composes the equivalent
resistance at the gate of the power MOS R1 , RoutEA==RoutDIFF . RoutEA is dened as
follows:
RoutEA  [ro5 (1 + gm5 Rs)]==[roT2 (1 + gmT2 R21)]: (4.5)
To increase RoutEA, it is possible to act in two ways:
 using the source (emitter) degeneration resistances Rs and R21,
 minimising the bias current.
Using the rst way, it is important ensure that the voltage headroom of the error am-
plier output includes the voltage Vgs swept by the change of the load current.
Using the second way, it is important not to minimize the bias current that 
ows through
the output stage of the error amplier because it limits the maximum ac current that could
charge the gate capacitance CG; this eect could be seen at the switch-on of the regulator
when the error amplier charges the gate capacitance with a constant current. With the
next equation it is possible to nd the required time t to realize a linear variation of the
voltage V with a constant current IEA.
iEA(t) = CG
dvt
dt
) t =
CG V
IEA
: (4.6)
4.2.2 Power MOS
For the sizing of the power MOS the specications from which it is possible to start are the
maximum current and the drop-out voltage.
It is possible to put the power MOS as shown in gure 4.2 and provide the gate voltage
VG that allows to reach the required drop-out voltage. The variables p (hole mobility), and
Cox (gate capacitance per unit area), are device technology parameters and are obtained
by simulation of the circuit 4.1 while, the threshold voltage can be catch from the \DC
Operating Points", in Cadence. Using equations 4.7 and 4.8 it is possible to size the
power MOS:
IDMAX =
p Cox
2
W
L
(Vgs   Vtp)
2 ) W =
IDMAX L
p Cox
2 (Vgs   Vtp)
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Figure 4.2: Pass transistor design.
Vdrop out
 
min = Vov = Vgs   Vtp (4.8)
where IDMAX is the maximum output current. Generally the minimum channel length
available to minimise the channel weight is used.
To get the rop resistance we can use the denition:
rop ,
dVds
dIds
: (4.9)
If the power MOS works in saturation zone [1] it is possible rewrite it as:
rop =
p L
Ids
: (4.10)
There are some ways to obtain the value of this parameter:
 from the current voltage characteristic Vds/Ids (with the gate voltage xed), using
the denition of equation 4.9,
 by testing the circuit of gure 4.3. In fact the DC point is equal to the circuit without
the switch and the current source, but the ac analysis highlights the rop parameter
using the equation 4.11.
rop =
vtest
iac
(4.11)64 4.2. SCHEMATIC DESIGN
Figure 4.3: Circuit used for obtain the rop parameter.
The eective pass transistor gate capacitance CG is mainly composed by three addends
(see gure 2.3):
 Cgs,
 the contribution of the Miller eect on Cgd (varying with load conditions),
 the contribution of the nested loop contributes on Cf (varying with load conditions).
On the next equation is shown this three addends.
CG = Cgs + Cgd (1 + gmp Rx) + Cf (Ai gmp Rx)
 Cf (Ai gmp Rx)
(4.12)
Generally, for the regulator, there are two types of load (as shown in the gure 4.4a and
b) that aect the external pole:
 resistive,
 active realized with a current source.
The pass transistor output resistance is formed from the parallel combination of the feedback
resistors (Rf1 + Rf2), the transistor output resistance rop and the load resistance. The4.2. SCHEMATIC DESIGN 65
a) b)
Figure 4.4: The types of load: a) resistive, b) active.
output resistance of a current source generator is innite. For this reason, the resistive-load
decreases the output impedance with respect to the active-load, and pushes the output pole
to higher frequencies. Usually it is recommended to use the resistive-load in the ac analysis
and the active-load in the transient one.
Pass transistor sub-threshold operation is another major concern. For the large varia-
tions of the load current, the p-MOS transistor will undergo a transition from the saturation
region to the sub-threshold region. The pass transistor exhibits an exponential relationship
while operating in sub-threshold in contrast to the nominal square law relationship. The
relationship is shown in the equation 4.13.
Ids  ID0
W
L
e
Vgs
n VT (4.13)
Sub-threshold operation produces a signicantly slower response [1]. This may cause a
signicant degradation in the voltage regulation for applications where the load current
drops to low current levels in a short span of time. This degradation in load regulation can
only be counteracted by providing more current to the LDO, improving the speed of the
circuit. This is especially true during sub-threshold operation.
The pass transistor constitutes the only xed predetermined regulator component. The66 4.3. LAYOUT
other components, i.e. the error amplier, feedback network and the dierentiator compen-
sation network, are modelled around the xed pass transistor.
4.2.3 Feedback network
The feedback network can be sized by starting from the quiescent current1 of the power
MOS IQ;pass, the voltage reference of the band-gap Vref and the output voltage of the
regulator Vout. In equation 4.14 is shown the relationship of the resistance Rf1 and Rf2.
Rf1 =
Vout Vref
IQ;pass
Rf2 =
Vref
IQ;pass
(4.14)
4.2.4 Dierentiator
In gure 3.11 is shown the proposed dierentiator that can be sized starting from the
transconductance of the rst stage and the second stage provided with the LDO behavior
analysis. This block is the most important for the stability; in fact, as shown in the previous
chapters, it could have a good gain and bandwidth. LDO behavior is an easy way to
understand where the poles are located.
4.3 Layout
The layout of the realised circuit is shown in gure 4.5a while in gure 4.5b are highlighted
the blocks analysed and designed in this work thesis. The total area of the chip is about
1:1[mm2], where the 75% of it is taken by the power MOS.
1The quiescent current of the power MOS IQ;pass is dened as the minimum current that 
ows through
the power MOS when the pass device is loaded with the resistor divider Rf1 + Rf2.4.3. LAYOUT 67
a)
b)
Figure 4.5: The layout-level of the proposed circuit a) and the highlighted blocks b).68 4.4. TRANSISTOR-LEVEL SIMULATIONS
4.4 Transistor-level simulations
The design of the LDO voltage regulator aims to meet several initial parameters. The
simulations are divided by type of parameter, namely loop gains ac response, steady-state
parameters, dynamic state parameters, and high frequency parameters.
4.4.1 Loops gains ac response
The loop gains of the LDO voltage regulator at the transistor-level are shown in gure 4.6
for the total loop gain and in gure 4.7 for the nested loop gain.
Figure 4.6: Cadence simulation: total loop gain versus Rload; the red line is with the
maximum current (1[A]), the blue line is with 100[mA] and the yellow line is with 1[mA].
The DC gain of the total loop resides at roughly 82:91[dB] at high output currents while
at roughly 101:8[dB] at low output currents. As shown in gure 4.6, the phase margin with
the values of the current load between 1[A] to 1[mA] varies from 102:7[deg] to 38:2[deg]4.4. TRANSISTOR-LEVEL SIMULATIONS 69
Figure 4.7: Cadence simulation: nested loop gain versus Rload; the red line is with the
maximum current (1[A]), the blue line is with 100[mA] and the yellow line is with 1[mA].70 4.4. TRANSISTOR-LEVEL SIMULATIONS
respectively. When the current load decreases under 1[mA], the phase margin drops near
7[deg].
As shown in gure 4.7 the minimum phase margin of the nested loop does not correspond
to the worst current load case of the total loop.
4.4.2 Steady-state Parameters
The steady-state parameters dene the LDO's static state conditions. As explained in
section 1.4.1, there are two important characteristics that dene the steady-state LDO
parameters, the line regulation and the load regulation.
The line regulation is the measurement of the steady-state output voltage and it was
simulated with the change of the input voltage from 2[V ] to 5[V ] at the minimum output
current. The results is shown in gure 4.8.
Like the line regulation, the load regulation measures the steady-state output voltage.
This time, however, the input voltage is xed to 5[V ] and the output current was varied
from 0[A] to the full load condition 1[A]. The gure 4.9 shows the simulation results.
A higher DC voltage gain at the zero load condition improves the line and load regulation
but at the expense of AC stability [4].
The drop-out voltage of the regulator is the dierence between the battery and the
output voltages and it was measured providing a xed Vgs = 2:7[V ]2 in two load current
conditions, at the maximum and 80% current load. In gure 4.10 it is possible to see the
linear variation of the battery voltage (blue line), the output voltages (red line) and the
current that throwing in the power MOS.
The quiescent current IGND plotted as a function of the load current is almost con-
stant (gure 4.11).
2This DC voltage is the maximum Vgs that the output of the error amplier can achieve; with this
polarization the power MOS is in drop-out condition.4.4. TRANSISTOR-LEVEL SIMULATIONS 71
Figure 4.8: Cadence simulation: line regulation.
Figure 4.9: Cadence simulation: load regulation.72 4.4. TRANSISTOR-LEVEL SIMULATIONS
Figure 4.10: Cadence simulation: drop-out voltage at two load current conditions.
Figure 4.11: Cadence simulation: quiescent current plotted as a function of the load current.4.4. TRANSISTOR-LEVEL SIMULATIONS 73
4.4.3 Dynamic-state Parameters
The LDO regulator dynamic response was simulated for both load regulation and line
regulation as well as the turn-on settling time.
The line regulation dynamic response was simulated at dierent load conditions:
Rload = 1:2[
] and Rload = 1:2[k
], are shown in gures 4.12a and b respectively. The blue
line is the battery voltage vin while the yellow and red lines are the output voltage of the
regulator with and without dierentiator respectively. As it can be seen, in both gures
4.12a and b, the rst part of the response is aected by the charge of the gate capacitance.
In fact this capacitance is charged with constant current iG , iEA + idiff that generally,
if there is not a quick variation at the output of the regulator, can be approximated as
iG  iEA.
On the second part of the response the regulator reaches the DC steady-state in a
dierent way. In fact using the dierentiator increases the response speed and provides a
convergence with minor 
uctuations, i.e. increases the phase margin at a lower load current,
as shown in gure 4.12b.
The load regulation dynamic response is shown in gure 4.13 where the blue line
is the load current while the magenta and red lines are the output voltage of the regulator
with and without dierentiator, respectively.74 4.4. TRANSISTOR-LEVEL SIMULATIONS
a)
b)
Figure 4.12: Cadence simulation: line regulation dynamic response with a) Rload = 1:2[
]
and b) Rload = 1:2[k
]. The blue line is the battery voltage Vin while the yellow and red
lines are the output voltage of the regulator with and without dierentiator respectively.4.4. TRANSISTOR-LEVEL SIMULATIONS 75
Figure 4.13: Cadence simulation: load regulation dynamic response. The blue line is the
load current while the magenta and red lines are the output voltage of the regulator with
and without dierentiator, respectively.76 4.4. TRANSISTOR-LEVEL SIMULATIONS
4.4.4 High Frequency Parameters
The nal set of measurements are the equivalent output-regulator noise and the PSRR.
The equivalent output noise was measured in closed-loop for dierent static output
load conditions as shown in gure 4.14. The low-frequency noise component is in
uenced
Figure 4.14: Cadence simulation: the equivalent output-regulator noise for the dierent load
resistance conditions; Rload = 1:2[k
] yellow line, Rload = 12[
] blue line, Rload = 1:2[
]
red line.
by the DC loop gain and the output impedance [4]. When the output impedance decreases,
the output equivalent noise is reduced. The noise is then ltered at high frequencies by the
output pole.4.4. TRANSISTOR-LEVEL SIMULATIONS 77
Power-supply-rejection-ratio (PSRR) denes the regulator ability to reject small-
signal, high-frequency noise from the input line to the output voltage node. The voltage
regulator's PSRR was measured in closed-loop for various static state current conditions
(gure 4.15). The PSRR is a parameter that diers in the LDO behavior model. This is
Figure 4.15: Cadence simulation: power-supply-rejection-ratio. The red, blue and magenta
lines are the PSRR with Rload equal to 1:2[
], 12[
] and 1:2[k
] respectively.
caused by the output stage of the error amplier and dierentiator, that unfortunately pro-
vide two additional paths that vary this parameters. Generally, the considered path through
the band-gap, called block K, does not aect the PSRR as much as the last mentioned paths
(gure 4.16), because it is small.78 4.4. TRANSISTOR-LEVEL SIMULATIONS
Figure 4.16: Cadence simulation: PSRR with dierent paths with Rload equal to 1:2[
].
The red line consider only the power MOS path, the blue line the error amplier output
stage and the power MOS paths while the yellow line consider also the dierentiator path.4.5. STATISTICAL ANALYSIS 79
4.5 Statistical Analysis
In the integrated circuits production, the random variations of the electrical parameters are
caused by the manufacturing processes:
 between dierent lots,
 between dierent wafers,
 in the same wafer, between dierent chips (or dies),
 in the same chip, between the components.
On the last case we talk about local eect and the dierence is the eect between the
devices.
Monte Carlo analysis is performed to study the regulator sensitivity to process variation
such as carrier mobility and MOSFET threshold voltage (N=200). All the Monte Carlo
simulations use the set-up of the Inneon manufacturing processes.
The DC steady-state output voltage was simulated for the process variation eects. The
variation was veried for four dierent load resistance conditions, not connected, 1:2[k
],
12[
], and 5[
]. The results are shown in gure 4.17.
The bandwidth of the system GBW was simulated for the process variation eects. The
variation was veried for four dierent load resistance conditions, not connected, 1:2[k
],
12[
], and 5[
]. The results are shown in gure 4.18.
The phase margin of the total loop was simulated for the process variation eects. The
variation was veried for four dierent load resistance conditions, not connected, 1:2[k
],
12[
], and 5[
]. The results are shown in gure 4.19.8
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Figure 4.17: Cadence Monte Carlo simulation: DC steady-state output voltage with load resistance conditions, not con-
nected a), 1:2[k
] b), 12[
] c), and 5[
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Figure 4.18: Cadence Monte Carlo simulation: bandwidth of the system GBW with load resistance conditions, not con-
nected a), 1:2[k
] b), 12[
] c), and 5[
] d).8
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Figure 4.19: Cadence Monte Carlo simulation: phase margin of the total loop with load resistance conditions, not connected
a), 1:2[k
] b), 12[
] c), and 5[
] d).Conclusions
In this work thesis a linear voltage regulator with low drop-out voltage has been studied.
The compensation technique used highlights the potential to the future developments. The
pole splitting compensation allows to improve the stability and also creates a new fast path
that decreases the transient time response.
Some design targets of the proposed realization, like the full stability at all load currents
(a minimum phase margin > 45[deg]), the bandwidth of the system and nally the PSRR
specication are not achieved for the physical limits; for this reasons we focused on the
achievement of other major targets like the stability. The change of the power MOS changing
the maximum load current, improves the stability because the external pole variation is
decreased. This work thesis shows the limits of the proposed low cost technology which is
re
ected in poor performance of the dierentiator.
The solution to reach the stability is to change the technology with a higher performance
one. Milliken's thesis [4] and his following article [3] realises a voltage regulator with a
0:35[m] CMOS technology. The technology scaling, in fact, allows to:
 integrate more devices in the same chip,
 decrease the parasitic capacitances,
 increase the transconductance,
 operate with lower voltages.
The result of the technology scaling is the increase of the frequency response [1]. In fact
using the LDO behavior, it is possible to understand that the decrease of the parasitics
capacitance allows to reach higher gain and bandwidth in the dierentiator block.
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The change of the power MOS or the increase of the dierentiator gain and bandwidth
(using a better technology), can improve the stability at all load currents. The large working
range of the load shown in gure 4.20a (dotted blue lines) requires a strong compensation
that in this work thesis cannot be reached because of the technology limits.
On the proposed regulator there were other two solutions to reach the stability: the
ground current increase and/or the error amplier DC gain decrease; however, these are
usually not acceptable.
The bandwidth specication of the system can be hardly reached. In fact to increase
the bandwidth the dierentiator gain and the total loop gain should be increased. The
increasing of the dierentiator gain enhances the pole splitting eect while the total loop
gain increase can be realised acting (for example) on the error amplier.
The PSRR specications can be reached by discriminating the two cases reported in table
2.3 (page 39). The rst specication on the PSRR is > 70[dB] @ 10[kHz]. Generally at this
frequency the PSRR is not aected from the dierentiator path but the main contribution
comes from the outer loop as shown in the equation 1.20. This target can be reached
by increasing the main loop gain. The second specication on the PSRR is > 40[dB] @
100[kHz]. At this frequency the PSRR is aected by the dierentiator gain as shown in
the equation 2.16 that in the proposed regulator was maximized.
Future work
Unfortunately the test chip realised in this work thesis has not been analysed yet in labo-
ratory, because it was not produced in time. The future works will focus on two objectives:
 the analysis of the test chip realised,
 the achievement of the targets using a higher performance technology.
The guideline that has been chosen in this work thesis and will be used in the next re-design
can be summarized as follows:
 to update all the parameters that change with the technology in the LDO behavior
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a)
b)
Figure 4.20: LDO behavior simulation: proposed realization a) and future realization b).
The two dotted blue lines represent the large working range of the block B, the red line is
1
D and the dotted magenta lines are the total loop gain in the previous working range of
the load.86 CONCLUSIONS
 to understand the performance that is required for the error amplier and the dier-
entiator to reach rstly the stability with all load and then the PSRR,
 to design the error amplier and the dierentiator with the parameters provided by
LDO behavior,
 to understand the limits and the potentials of the used technology aiming to the most
important target specics,
 to simulate the circuit realised and check the result with those that are provided by
LDO behavior,
 to create a test chip to characterise and compare it with the previous simulations,
 to understand if it is possible to improve this circuit.
The rst two points have been done and the results of the LDO behavior are showed in
gure 4.20b and in table 4.2.
Error Amplier Dierentiator Main feedback network
Gm1 240[S] Gmf1 10[mS] Rf1 20[k
]
R1 > 39[M
] Rf 200[k
] Rf2 40[k
]
fPint > 3:1[MHz] Cf 11[pF]
Gmf2 2[mS]
Table 4.2: Future target realization using a new and higher performance technology: perfor-
mance provided by LDO behavior of the error amplier, dierentiator and main feedback
network.
There are good chances that these future works will be performed personally at the
Inneon design centre of Padova.Appendix A
Return ratio analysis
The classic feedback analysis uses the two-ports method to manipulate a feedback circuit
into a unilateral forward amplier and a feedback network.
Here is reported an alternative analysis that does not use two-ports [1]. This analysis,
which is often easier than the two-port analysis, is called return-ratio analysis. Here, the
closed-loop properties of a feedback circuit are described in terms of the return ratio for
a dependent source in the small-signal model of an active device. The return ratio for a
dependent source in a feedback loop is found with the following procedure:
1. Set all independent sources to zero.
2. Disconnect the dependent source from the rest of the circuit, which introduces a break
in the feedback loop.
3. On the side of the break that is not connected to the dependent source, connect an
independent test source st, of the same sign and type as the dependent source.
4. Find the return signal sr, generated by the dependent source.
Then the return ratio R(s) for the dependent source is:
R(s) =  
sr
st
;
where the variable s represents either a current or a voltage.
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Closed-Loop Gain Using Return Ratio
A formula for the closed-loop gain of a feedback amplier in terms of the return ratio
will now be derived. Consider a feedback amplier as shown in gure A.1. The feedback
Figure A.1: Linear feedback amplier used to derive the closed-loop gain formula.
amplier consists of linear elements: passive components, controlled sources, and small-
signal transistor models. A controlled source with value k that is part of the small-signal
model of an active device is shown explicitly. The output of the controlled source is soc and
the controlling signal is sic. The equation that describes the controlled source is:
soc = ksic (A.1)
Each signal s in the gure is labelled as if it is a voltage, but each signal could be either a
current or a voltage. Because the feedback amplier is linear, signals sic and sout can be
expressed as linear functions of the outputs of the two sources, soc and sin,
sic = B1 sin   H soc (A.2)
sout = dsin   B2 soc (A.3)
The terms B1, B2, and H in A.2 and A.3 are dened by:
B1 =
sic
sin

 
soc=0
=
sic
sin

 
k=0
(A.4)APPENDIX A 89
B2 =
sout
soc

 
sin=0
(A.5)
H =  
sic
soc
 

sin=0
(A.6)
So B1 is the transfer function from the input to the controlling signal evaluated with k = 0,
B2 is the transfer function from the dependent source to the output evaluated with the input
source set to zero, and H is the transfer function from the output of the dependent source
to the controlling signal evaluated with the input source set to zero, times  1.
Also, the direct feed-through d is given by:
d =
sout
sin

 
 
soc=0
=
sout
sin

 
 
k=0
(A.7)
which is the transfer function from the input to the output evaluated with k = 0. The
calculation of d usually involves signal transfer through passive components that provide a
signal path directly from the input to output, a path that goes around rather than through
the controlled source k.
Equations A.1, A.2 and A.3 can be solved for the closed-loop gain. Substituting A.1 in
A.2 and rearranging gives:
sic =
B1
1 + kH
sin (A.8)
Substituting A.1 in A.3 and then substituting A.8 in the resulting equation and rear-
ranging terms gives the closed-loop gain A:
A =
sout
sin
=
B1 kB2
1 + kH
+ d (A.9)
The term kH in the denominator is equal to the return ratio, as will be shown next. The
return ratio is found by setting sin = 0, disconnecting the dependent source from the circuit,
and connecting a test source st where the dependent source was connected. After these
changes, soc = st and A.2 becomes:
sic =  H st (A.10)90 APPENDIX A
Then the output of the dependent source is the return signal sr = ksic =  kH st. There-
fore:
R =  
sr
st
= kH (A.11)
So the closed-loop gain in A.9 can be rewritten as:
A =
sout
sin
=
B1 kB2
1 + R
+ d (A.12)
or
A =
sout
sin
=
g
1 + R
+ d (A.13)
where
g = B1 kB2: (A.14)
Here g is the gain from sin to sout if H = 0 and d = 0, and d is the direct signal
feed-through, which is the value of A when the controlled source is set to zero (k = 0).
The closed-loop gain formula in A.12 requires calculations of four terms: B1, B2, d,
and R. This equation can be manipulated into a more convenient form with only three
terms. Combining terms in A.13 using a common denominator 1 + R gives:
A =
g + d(1 + R)
1 + R
=
g + dR
1 + R
+
d
1 + R
=
  g
R + d

R
1 + R
+
d
1 + R
(A.15)
Dening
A1 =
g
R
+ d; (A.16)
allows A.15 to be rewritten as:
A = A1
R
1 + R
+
d
1 + R
(A.17)
This is a useful expression for the closed-loop gain. Here, if R ! 1, then A = A1 because
R
1+R ! 1 and d
1+R ! 0. So A1 is the closed-loop gain when the feedback circuit is ideal
(that is, when R ! 1).
A block-diagram representation of A.17 is shown in gure A.2b. The gain around the
feedback loop is R, and the eective forward gain in the loop is RA1. A key dierenceAPPENDIX A 91
a) b)
Figure A.2: Dierence between the two-port a) and return-ratio b) analyses.
between the two-port and the return-ratio analyses can be seen by comparing gures A.2a
and A.2b.
In the two-port analysis, all the forward signal transfer through the amplier and the
feedback network is lumped into a. In the return-ratio analysis, there are two forward
signal paths: one path d for the feed-forward through the feedback network and another
path RA1 for the eective forward gain.
Typically, A1, is determined by a passive feedback network and is equal to 1
f from
two-port analysis. The value of A1, can be found readily since A1 = A when k ! 1.
Letting k ! 1 causes R = kH ! 1. (Here we assumed k > 0. If k < 0 in a negative
feedback circuit, then R ! 1 when k !  1.) When k ! 1, the controlling signal sic
for the dependent source must be zero if the output of the dependent source is nite. The
controlled source output will be nite if the feedback is negative.92 APPENDIX AAppendix B
LDO behavior
LDO behavior is a Matlab GUI or Graphical User Interface that was created for analysing
the stability and the time domain response of a multi-feedback regulator like the one pre-
sented in this thesis. The aim was not to replace Cadence or another simulation software
but to make easier to understand the eect of any change in the parameters value. In gure
B.1 the GUI is presented.
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Figure B.1: LDO behavior - v.1.6.APPENDIX B 95
Menu bar
The menu bar of LDO behavior - v.1.6 has four entries:
File: here there are the options to export or import the parameter data or save an image
of the graphic area. The open and save section is capable of importing and exporting
an Excel version of the data.
View: here it is possible to select the ideal blocks section or the parameters section. The
ideal blocks section allows to dene all the blocks as transfer functions where it is pos-
sible to set the poles and the zeros by means of a slider. The parameters section allows
to set the parameter values for the ac model like resistance, transconductance and ca-
pacitance. In the latter section, it is possible to choose the type of the dierentiator
between a passive and an active realization.
Analysis: here is possible choose between three analysis like Bode, root locus and time
domain response.
a) b) c)
Figure B.2: Analysis available: a) Bode, b) root locus and c) time domain response.
Help: here information about the program and the creator can be found.
Workspace
The workspace of LDO behavior - v.1.6 consists of four areas (gure B.3).96 APPENDIX B
Figure B.3: LDO behavior - v.1.6 workspace.APPENDIX B 97
Block conguration is the rst area shown in gure B.3 where a block can selected. This
area changes accordingly to the View menu bar.
Parameters of LDO is the second area shown in gure B.3 where it is possible to change
the parameters with a slider or by setting a xed value (gure B.4).
Figure B.4: LDO behavior slider and xed number eld.
Plot options is the third area shown in gure B.3 that allows to choose the functions to
be plotted. This area changes accordingly to the Analysis menu bar.
Graphic area is the forth area shown in gure B.3 where the chosen functions are plotted.
This area changes accordingly to the Analysis menu bar.
The code
I consider useless to publish all the source code of LDO behavior - v.1.6 which consists
of about 3500 lines. Instead, it is useful to comment the functions that I wrote.
Graphics update manages the graphic update of the workspace accordingly to the View
item in the menu bar.
TpannelBlock SelectionChangeFcn manages the graphic update of the Parameters
of LDO area by using a tabbed visualization.98 APPENDIX B
update that when invoked saves the value of the last changed parameter in the database
handles.DATA(xx,xx).
personal plot that when invoked calculates all the transfer functions useful for the analysis
selected. Then plots the curves selected in Plot Options and in the end invokes the
Matlab command margin to calculate the phase margin of the two loops.
drawRLocus is able to pre-analyse the system (given as input). Then plots in the axes
(given as input) the root locus and the root required.
personal check checks the parameters entered through the keyboard. If this parameter is
not set correctly, the default value is placed and the function err is called.
personal conv manages the strings of numbers displaying them with powers of ten mul-
tiples of three. This displaying function is usually called engineering notation.
err manages all the error dialogue windows.
amended le is a useful function that understands if the parameters used are changed
from those of the loaded le.
TGuiLDO CloseRequestFcn asks if it necessary to save the current dataset.
releaser provides some information about the creator of LDO behavior.
The comparison with Cadence
In gures B.5 and B.6 are showed the simulations of the total loop gain with two load
conditions, provided to LDO behavior - v.1.6 and Cadence. As can be seen between
1[mHz] to 1[MHz] the results of the LDO behavior - v.1.6 are similar to Cadence.APPENDIX B 99
Figure B.5: Total loop gain with Rload = 1:2[
] red line and without load blue line: Cadence
simulation.100 APPENDIX B
Figure B.6: Total loop gain with the same load conditions of gure B.5: LDO behavior -
v.1.6 simulation.Bibliography
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